– Verilog HDL, VHDL test cases for QA for Blue Tool software tools to run on full-chip ASIC and FPGA applications;
– Analyzing design rules violation and analyzing false and multicycle paths in Verilog RTL and VHDL designs, and resolve the issues;
– Demonstrating software tools;
– Resolving technical issues for customers.